

Fig.1







Fig.3



30		28		26	24	22	20	18	16	14	12	10	8	6	4	2	0
OP CODE	I	I	RESERVED	NXT CELL	SRC DEST PORT			COS	J	S	E	CR C	P	O	LEN		
	P	P															

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
U		RES													
UNTAGGED PORTBITMAP/SRC PORT NUMBER (BIT0..5)															

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
CPU OPCODES										TIME STAMP					



Fig. 6




Fig. 7




Fig. 8






Fig. 9





Fig. 10

FFP PROGRAMMING FLOW CHART










FIG. 13

